Cache partitioning + loop tiling: A methodology for effective shared cache management”

Vasilios Kelefouras; Georgios Keramidas; Nikolaos Voros

doi:10.1109/ISVLSI.2017.89

Cache partitioning + loop tiling: A methodology for effective shared cache management”

Vasilios Kelefouras
, Georgios Keramidas
, Nikolaos Voros

School of Engineering, Computing and Mathematics

Technological Educational Institute of Western Greece

Research output: Contribution to journal › Conference proceedings published in a journal › peer-review

12 Downloads (Pure)

Original language	English
Number of pages	0
Journal	Proceedings (IEEE Computer Society Annual Symposium on VLSI. Online)
Volume	0
Issue number	0
DOIs	https://doi.org/10.1109/ISVLSI.2017.89
Publication status	Published - 3 Jul 2017
Event	IEEE Computer Society Annual Symposium on VLSI - Bochum, Germany Duration: 3 Jul 2017 → 5 Jul 2017

Access to Document

10.1109/ISVLSI.2017.89

Review AB0F

Cite this

@article{4d35b2af66a448af8bdc14174038034b,

title = "Cache partitioning + loop tiling: A methodology for effective shared cache management”",

author = "Vasilios Kelefouras and Georgios Keramidas and Nikolaos Voros",

year = "2017",

month = jul,

day = "3",

doi = "10.1109/ISVLSI.2017.89",

language = "English",

volume = "0",

journal = " Proceedings (IEEE Computer Society Annual Symposium on VLSI. Online)",

issn = "2159-3477",

publisher = "IEEE Computer Society",

number = "0",

note = "IEEE Computer Society Annual Symposium on VLSI ; Conference date: 03-07-2017 Through 05-07-2017",

}

TY - JOUR

T1 - Cache partitioning + loop tiling: A methodology for effective shared cache management”

AU - Kelefouras, Vasilios

AU - Keramidas, Georgios

AU - Voros, Nikolaos

PY - 2017/7/3

Y1 - 2017/7/3

UR - https://pearl.plymouth.ac.uk/secam-research/1357/

U2 - 10.1109/ISVLSI.2017.89

DO - 10.1109/ISVLSI.2017.89

M3 - Conference proceedings published in a journal

SN - 2159-3477

VL - 0

JO - Proceedings (IEEE Computer Society Annual Symposium on VLSI. Online)

JF - Proceedings (IEEE Computer Society Annual Symposium on VLSI. Online)

IS - 0

T2 - IEEE Computer Society Annual Symposium on VLSI

Y2 - 3 July 2017 through 5 July 2017

ER -

Cache partitioning + loop tiling: A methodology for effective shared cache management”

Access to Document

Other files and links

Cite this